

DIFFERENT TYPES OF MULTILEVEL INVERTER TOPOLOGIES – A TECHNICAL REVIEW

M. Murugesan¹, R.Pari², R.Sivakumar³ and S.Sivaranjani⁴

Address for Correspondence

^{1,2,3,4} Faculty of Electrical and Electronics Engineering, V.S.B. Engineering College, Karur, Tamil Nadu, India

ABSTRACT:

This paper presents a review and analysis of multilevel inverter topologies. Multilevel inverters are most widely used for medium-voltage high-power converter like fans, pumps and material transport drives. In this active area, different inverter topologies, circuits, advantages and drawbacks are discussed. Multilevel Inverter topologies such as diode-clamped, flying-capacitor, cascaded H-bridge, hybrid H-bridge, new hybrid H-bridge and new cascaded multilevel inverter have been discussed in the literature. In this work a new idea is developed to increase the level with less number of switches. It is concluded that the topologies are closely related to each particular application, depending on their unique features and limitations like power or voltage level, performance, reliability, costs and other technical specifications.

I. INTRODUCTION

Numerous industrial applications have begun to require higher power apparatus in recent years. Some medium voltage motor drives and utility applications require medium voltage and MW power level. For a medium voltage grid, it is troublesome to connect one power semiconductor switch directly. The application of ac variable frequency speed regulations are widely popularized, high power and medium voltage inverter has recently become a research focus so far as known there are many problems in conventional two level inverter in the high power application. Multilevel inverter have been gained more attention for high power application in recent years which can operate at high switching frequencies while producing lower order harmonic components[1]-[6].

A multilevel inverter not only achieves high power ratings, but also enables the use of renewable energy sources. Renewable energy sources such as photovoltaic, wind, and fuel cells can be easily interfaced to a multilevel inverter system for a high power application [7] - [12]. There are several topologies such as neutral point clamped inverter, flying capacitor based multilevel, cascaded H-bridge multilevel inverter, hybrid H-bridge multilevel inverter and new hybrid H-bridge multilevel inverter [13]-[15]. Figure 1 shows the various multilevel inverter topologies.

This paper discusses the operation of different topologies for multilevel inverter which can produce multilevel; under this condition neutral point clamped multilevel inverter is presented, which has a simple structure and good performance. This topology effectively reduce the higher input dc voltage that each device must withstand. The main disadvantage still exists in this topology, which restricts the use of it to the high power range of operation [16]-[20].

The first topology introduced is the series H-bridge design [21]-[22], from this several configurations have been obtained. This topology consists of series power conversion cells which form the cascaded H-bridge multilevel inverter and power levels may be scaled easily. An apparent disadvantage of this topology is the large number of isolated voltage required to supply each cell. By using H-bridge power conversion cells several topologies are developed and their advantages and disadvantages are discussed.

The proposed topology for multilevel inverter has a high number of steps associated with a low number of power switches. In addition for producing all

levels at the output voltage, a procedure for calculating the required dc voltage source is proposed.




Figure 1.Types of Multilevel Inverter Topologies

II. DIODE- CLAMPED MULTI LEVEL INVERTER:

A three-phase six-level diode-clamped inverter is shown in figure.2. Each of the three phases of the inverter shares a common dc bus, which has been subdivided by five capacitors into six levels. The voltage across each capacitor is V_{dc} and the voltage stress across each switching device is limited to V_{dc} through the clamping diodes. This involves the $(n-1)$ main dc-link capacitors and also $\Sigma (2n-2)$ clamping diodes, where n -number of levels. For DCMLI requires a large number of clamping devices as $2n-2$.

Each phase has five complementary switch pairs such that turning on, one of the switches of the pair require that the other complementary switch be turned off. The complementary switch pairs for phase leg *a* are $(Sa1, Sa'1)$, $(Sa2, Sa'2)$, $(Sa3, Sa'3)$, $(Sa4, Sa'4)$, and $(Sa5, Sa'5)$. The figure.3 shows the line voltage waveform of a fifteen-level diode clamped multilevel inverter. The main advantages are the entire phases share a common dc bus, which minimizes the capacitance requirements of the converter. For this reason, a back-to-back topology is not possible and can be practically used for a high-voltage back-to-back inter-connection or an adjustable speed drive. The capacitors can be pre-charged as a group and efficiency is high for fundamental frequency switching. The main drawbacks are real power flow is difficult for a single inverter because the intermediate dc levels will tend to overcharge or discharge without precise monitoring and control. The number of clamping diodes required is quadratically related to the number

of levels, which can be cumbersome for units with a high number of levels [23]-[30].




Figure 2. Three phase diode-clamped multilevel inverter




Figure 3. Line voltage waveform of diode-clamped multilevel inverter

III.FLYING CAPACITOR BASED MULTILEVEL INVERTER:

The FCMLI requires a large number of capacitors to clamp the device (switch) voltage to one capacitor voltage level provided all the capacitors are of equal value, an n-level inverter will require a total number of $(n-1)(n-2)/2$ clamping capacitors per phase leg in addition to $(n-1)$ main dc bus capacitors. Figure.4 shows the three phase six level flying capacitor based multilevel inverter. Let us consider the group of capacitors in a single clamping leg as one equivalent capacitor, which is also applicable for ‘n’ level inverter. If the voltage of the main dc –link capacitor is V_{dc} , the voltage of inner most capacitor, the inner most two devices is $V_{dc}/(n-1)$. The voltage of the inner most capacitor will be $V_{dc}/(n-1) + V_{dc}/(n-1) = 2V_{dc}/(n-1)$ and so on. Each next clamping capacitor will have the voltage increment of $V_{dc}/(n-1)$ from its immediate inner one voltage levels. The arrangements of the flying capacitors in the FCMLI structure assures that the voltage stress across each main device is same and is equal to $V_{dc}/(n-1)$ for an ‘n’ level inverter. The advantages of this topology are phase redundancies are available for balancing the voltage levels of the capacitors, real and reactive power flow controlled.




Figure 4. Three phase Flying Capacitor based Multilevel Inverter

The large number of capacitors enables the inverter to ride through short duration outages and deep voltage sags. The main draw back of this topology is complicated to track the voltage levels for all of the capacitors. Also the pre charging of all the capacitors to the same voltage level and startup are complex. Switching utilization and efficiency are poor for real power transmission. The large numbers of capacitors are more expensive and bulky than clamping diodes

in multilevel diode-clamped converters. Packaging is also difficult in inverters with a high number of levels [31] - [40]. The figure.5 shows the line voltage waveform of a fifteen-level diode clamped multilevel inverter.




Figure 5. Line voltage waveform of flying capacitor based multilevel inverter

IV.CASCADED H-BRIDGE MULTILEVEL INVERTER:

The general structure of the cascaded multilevel inverter for single phase is shown in figure 6. Each of the separate voltage source (V_{dc1} , V_{dc2} , V_{dc3}) connected in cascade with other sources via a special H-bridge circuit associated with it. Each of the circuit consists of four active switching elements that can make the output voltage source in positive or negative polarity; or it can be simply zero volts depending on the switching condition of the switches in the circuit. A conventional multilevel power inverter topology employs multiple/link voltage of equal magnitudes. It is fairly easy to generalize the number of distinct levels. [41]- [55]




Figure 6.Topology for Cascaded H-Bridge Multilevel Inverter

The S number of dc source or stages and the associated number output level can be calculated by using the equation

$$N_{level} = 2S + 1 \tag{1}$$

For example if $S=3$, the output wave form has 7 levels ($\pm 3, \pm 2, \pm 1$ and 0)

The voltage on each stage can be calculated by using the equation,

$$A_i = iV_{dc} \quad (i=1,2,3,\dots) \tag{2}$$

The number of switches used in this topology is given by the equation,

$$N_{switch} = 4S \tag{3}$$




Figure 7. Typical Output Waveform for Cascaded H-Bridge Multilevel Inverter

The advantages of the cascaded multilevel inverter are series H-bridges for modularized layout and packaging. This will enable the manufacturing process to be done more quickly and cheaply. The draw back of this topology needs a separate dc source for each of the H-bridges. This will limit its application in products that already have multiple SDCSs [56]-[72]. Figure 7 shows the output voltage waveform of a 7-level cascade inverter with 3 separate dc sources.

V. HYBRID H-BRIDGE MULTILEVEL INVERTER:

The general structure of the hybrid multilevel inverter is in figure 8. Each of the separate voltage source (S₁, S₂,) connected in cascaded with other sources via a special H-bridge circuit associated with it. Each of the circuit consists of four active switching elements that can make the output voltage source in positive or in negative polarity; or it can be simply zero volts depending on the switching condition of the switches in the circuit. The main advantages of hybrid multilevel inverter are high number of levels with reduced number of bridges and dc sources. [73]-[83]. The S number of dc source or stages and the associated number output level can be calculated by using the equation

$$N_{level} = 2^{S+1} - 1 \tag{4}$$

For example if S=3, the output wave form has 7 levels (±3, ±2, ±1 and 0) which is shown in the figure 9 and voltage across the capacitor (S) on each stage can be calculated by using the equation

$$A_i = 2^{S-1} \cdot V_{dc} \quad (i=1, 2 \dots n) \tag{5}$$

The number of switches used in this topology is given by the equation

$$N_{switch} = 4S \tag{6}$$




Figure 8. Topology of Hybrid H-Bridge Multilevel Inverter




Figure 9. Typical Output Voltage Waveform for Hybrid H-Bridge Multilevel Inverter

VI. NEW HYBRID H-BRIDGE MULTILEVEL INVERTER:

The general structure of the new hybrid multilevel inverter is in figure 10, each of the separate voltage source (V₁, V₂, V₃) connected in cascaded with other sources via a special H-bridge circuit associated with it. Each of the circuit consists of four active

switching elements that can make the output voltage source in positive or negative polarity; or it can be simply zero volts depending on the switching condition of the switches in the circuit. The main advantages of hybrid multilevel inverter are high number of levels with reduced number of bridges and dc sources [84]-[92]. The S number of dc source or stages and the associated number output level can be calculated by using the equation

$$N_{level} = 3^S \tag{7}$$

For example s=3, the output wave form has 27 levels (±13, ±12, ±11, ±10, ±9, ±8, ±7, ±6, ±5, ±4, ±3, ±2, ±1 and 0) which is shown in the figure 11 and voltage on each stage (S) can be calculated by using the equation

$$A_i = 3^{S-1} \cdot V_{dc} \quad (i=1, 2 \dots n) \tag{8}$$

The number switches used in this topology is given by the equation

$$N_{switch} = 4S \tag{9}$$




Figure 10. Topology for New Hybrid H-Bridge Multilevel Inverter




Figure 11. Typical output waveform for New Hybrid H-Bridge Multilevel Inverter

VII. CASCADED MULTILEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES:

The proposed topology for multilevel inverter with a high number of steps associated with a low number of power switches for producing all levels (odd and even) at the output voltage, a procedure for calculating the required dc voltage source is proposed. This unit requires bidirectional switches with the capability of blocking voltage and conducting current in both the directions. The advantages of this configuration over the previous one is that each bidirectional switch requires or gate driver circuit therefore this configuration is widely used in multilevel inverter [93]-[94].

For wide range of steps this unit can be connected in series as shown in the figure 12. The number of switches and steps associated with this topology is given by the following equation

$$N_{switch} = n_1 + n_2 + \dots + n_k \tag{10}$$

$$N_{step} = n_1 \times n_2 \times \dots \times n_k \tag{11}$$




Figure 12. Topology for cascaded multilevel inverter with reduced number of switches

For symmetrical configuration of each unit the above equation becomes

$$N_{\text{switch}} = n \times k \tag{12}$$

$$N_{\text{step}} = n^k \tag{13}$$

From the equation (9) and (10) we get number of steps in terms of number of switch given by

$$N_{\text{step}} = n^{(N_{\text{step}}/2)} \tag{14}$$

The dc voltage on each unit is given by

$$\text{Unit 1: } V_1 = V_{dc} \tag{15}$$

$$\text{Unit 2: } V_2 = (n_1 - 1) V_1 + V_1 = n_1 V_{dc} \tag{16}$$

$$\text{Unit 3: } V_3 = (n_1 - 1) V_1 + (n_2 - 1) V_1 + V_1 = n_1 n_2 V_{dc} \tag{17}$$

Similarly dc voltage source on j^{th} unit can be calculated as follows

$$V_k = V_1 + (n_1 - 1) V_1 = n_1 V_{dc} \quad (i=1, 2, \dots, k-1) \tag{18}$$

The figure .13 gives only the positive output voltages only. It is shown in the waveform




Figure 13. Output waveform only positive direction

To get both (positive and negative) half cycle one H-bridge is added with the load side it clearly shown in the figure 14. The switches Q1 and Q2 are fired together and conduct for $0 < t < T$. At $t = T$, The switches Q1 and Q2 are turned off and the switches Q3 and Q4 are turned on. Thus, Q3 and Q4 conduct for the duration $T < t < 2T$. For this duration, the direction of V_L is opposite to V_o , the negative half of the output wave is obtained.




Figure 14. Circuit diagram for cascaded multilevel inverter with reduced number of switches




Figure 15. Typical output waveform for cascaded multilevel inverter with reduced number of switches

It is clear that both switches Q1 and Q4 (or Q2 and Q3) cannot be ON simultaneously because a short circuit across the voltage V_o would be produced. The figure 15 shows the corresponding output waveform.

VIII. HYBRID MULTILEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES:

The proposed method multilevel inverter has general structure of the hybrid multilevel inverter is in figure 16. Each of the separate voltage source (V_{s1}, V_{s2}, V_{s3}) connected in cascade with other sources via a special circuit associated with it. Each stage of the circuit consists of only two active switching elements that can make the output voltage source only in positive polarity with several levels; or it can be simply zero volts depending on the switching condition of the switches in the circuit. Only one H-bridge is connected to get both positive and negative polarity. The main advantages of this hybrid multilevel inverter are high number of levels with reduced number of bridges and dc sources [95]- [100] The S number of dc source or stages and the associated number output level can be calculated by using the equation

$$N_{\text{level}} = 2^{S+1} - 1 \tag{19}$$

For example if $S=3$, the output wave form has 15 levels ($\pm 7, \pm 6, \pm 5, \pm 4, \pm 3, \pm 2, \pm 1$ and 0) which is shown in the figure 17 and voltage on each stage can be calculated by using the equation

$$A_i = 2^{S-1} \cdot V_{dc} \quad (i=1, 2, 3, \dots) \tag{20}$$

The number switches used in this topology is given by the equation

$$N_{\text{switch}} = 2S + 4 \tag{21}$$




Figure 16. Topology of Hybrid Multilevel Inverter with reduced number of switches




Figure 17. Line voltage waveform of Hybrid Multilevel Inverter with reduced number of switches

IX. MODIFIED HYBRID MULTILEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES:

The proposed method multilevel inverter has a general structure of the hybrid multilevel inverter is shown in figure 18. Each of the separate voltage source ($V_{dc1}, V_{dc2}, V_{dc3}$) connected in cascade with other sources via a special circuit associated with it. Each stage of the circuit consists of only one active switching element and one bypass diode that can make the output voltage source only in positive polarity with several levels. The basic operation is to

turn on S1 (S2 and S3 turn off) and the output voltage is $+1V_s$, turning on S2 (S1 and S3 turn off) producing output $+2V_s$. Similarly other step can be achieved by turning on the suitable switches at particular intervals, table.1 shows the operation clearly. Only one H-bridge is connected to get both positive and negative polarity. The main advantage of modified hybrid multilevel inverter is high number of levels with reduced number of stages and dc sources. The S number of dc source or stages and the associated number output level can be calculated by using the equation

$$N_{level} = 2^{S+1} - 1 \tag{22}$$

For example if $S=3$, the output wave form has 15 levels ($\pm 7, \pm 6, \pm 5, \pm 4, \pm 3, \pm 2, \pm 1$ and 0) which is shown in the figure 19, and voltage on each stage can be calculated by using the equation

$$A_i = 2^{S-1} \cdot V_{dc} \quad (i=1, 2, 3\dots) \tag{23}$$

The number switches used in this topology is given by the equation

$$N_{switch} = S + 4 \tag{24}$$

Table 1: basic operation of hybrid multilevel inverter

s.no	Intervals	On switches	Off switches	Voltage levels	Current flow path
1	I	S1	S2, S3	$+1V_s$	S1,D2,D3
2	II	S2	S1, S3	$+2V_s$	S2,D1,D3
3	III	S1,S2	S3	$+3V_s$	S1,S2,D3
4	IV	S3	S1, S2	$+4V_s$	D1,D2,S3
5	V	S1,S3	S2	$+5V_s$	S1,D2,S3
6	VI	S2,S3	S1	$+6V_s$	D1,S2,S3
7	VII	S1,S2,S3	-	$+7V_s$	S1,S2,S3
8	VIII	-	S1, S2, S3	0	D1,D2,D3




Figure 18. Topology for Modified Hybrid Multilevel Inverter




Figure 19. Line voltage waveform of Modified for Hybrid Multilevel Inverter

X. COMPARISON OF MULTILEVEL INVERTERS

The various topologies of multilevel inverters are compared according to the levels associated with the number of switches used. The graph drawn based on between the number of switches used versus types of topology for both single source and multisource multilevel inverter. From figure 20 the single source multilevel inverters has the ten switches to achieve six level for both DCMLI and FCMLI. In FCMLI there are fifteen number of capacitors and no diodes are used, but in the DCMLI five main capacitors with eight diodes. The modified hybrid multilevel inverter has advantages of fifteen level with only seven

number of switches while multisource used. From figure 21 shows the modified hybrid multilevel inverter has advantages of fifteen level with only seven number of switches while multisource used. The tabulation shows the various topologies associated with its number voltage source used, number of switches and voltage levels at each topologies.




Figure 20. Comparison of single source multilevel inverters




Figure 21. Comparison of multisource multilevel inverters

Table 2: comparison of multilevel inverters

S.NO	Name of the Topology	Voltage level on each stage(S)	Number of output level	Number of switches used
1	Diode clamped MLI	V_s -on each 'C'	$N_c + 1$ (No of 'C')	N_c
2	Flying capacitor MLI	$S V_{dc} / (n-1)$	S	S-1
3	Cascaded MLI	$S V_{dc}$	S	4S
4	Hybrid MLI	$2^{S-1} \cdot V_{dc}$	$2^{S+1} - 1$	4S
5	New hybrid MLI	$3^{S-1} \cdot V_{dc}$	$3^{S+1} - 1$	4S
6	New cascaded MLI	$S V_{dc}$	S	2S+4
7	Hybrid MLI with reduced number of switches	$2^{S-1} \cdot V_{dc}$	$2^{S+1} - 1$	2S+4
8	Modified Hybrid MLI	$2^{S-1} \cdot V_{dc}$	$2^{S+1} - 1$	S+4

XI.CONCLUSION

This paper has demonstrated the state of the art of multilevel inverter topology. Fundamental multilevel inverter structures and its basic operations have been discussed. A procedure for calculating the required voltage level on each stage has been described. In the conventional methods as the number of levels are increased the required number of switches also increased. Due to involvement of high number of switches thereby increasing the harmonics, switches losses, cost and the total harmonics distortion the proposed method dramatically reduces the switches for high number of levels. Which will reduce the switching losses, cost and low order harmonics, effectively improves Total harmonics distortion. The possible future enlargements of multilevel inverter topologies are proposed.

REFERENCE

- Hammond, P.W., "Four-quadrant AC-AC drive and method," U.S. Patent 6 166 513, Dec.2000.
- Horn, A., Wilkinson, R.H. and Enslin, T.H.R., "Evaluation of converter topologies for improved power quality in DC traction substations", in Proc. IEEE-ISIE, pp. 802-807, 1996.
- Joachim Holtz, "Optimal control of a dual three-level inverter system for medium-voltage drives", IEEE Trans. Ind. Appl., Vol. 46, No. 3, 2010.
- Marchesoni, M., Mazzucchelli, M. and Tenconi, S., "A nonconventional power converter for plasma stabilization", IEEE Trans. on Power Elect., Vol. 5, No. 2, pp.212-219, 1990.

5. Min, W., Min J. and Choi, J., "Control of STATCOM using cascade multilevel inverter for high power application", in Proc. IEEE-PEDS, pp. 871–876, 1999.
6. Osman, R. H., "Medium-voltage drive utilizing series-cell multilevel topology for outstanding power quality", in Proc. IEEE-IAS, pp. 2662–2669, 1999.
7. Peng, F. Z. and Lai, J. S., Lai, J. S., McKeever, J. W. and Van Coevering, J. A., "Multilevel voltage source inverter with separate DC sources for static var generation", IEEE Trans. Ind. Appl., Vol. 32, No. 5, pp. 1130–1138, Sept./Oct., 1996.
8. Peng, F. Z., McKeever, J. W. and Adams, D. J., "A power line conditioner using cascade multilevel inverters for distribution systems", IEEE Trans. Ind. Appl., Vol. 34, No. 6, pp. 1293–1298, Nov./Dec., 1998.
9. Peng, F. Z. and Lai, J. S., "Dynamic performance and control of a static var generator using cascade multilevel inverters", IEEE Trans. Ind. Appl., Vol. 33, No. 3, pp. 748–755, May/June, 1997.
10. Dellaquila, A., Liserre, V. M. M. and Cecati, C., "Design of H-bridge multilevel active rectifier for traction systems", in Proc. IEEE-IAS, pp. 1020–1027, 2002.
11. Tolbert, L. M. and Peng, F. Z., "Multilevel converters for large electric drives", IEEE Trans. Ind. Appl., Vol. 35, No. 1, pp. 36–34, Jan./Feb., 1999.
12. Tolbert, L. M., Peng, F. Z. and Habetler, T. G., "Multilevel inverters for electric vehicle applications", in Proc. Power Elect. Trans., pp. 79–84, 1998.
13. Rodriguez, J., Lai, J. S. and Peng, F. Z., "Multilevel inverters: a survey of topologies, controls and applications", IEEE Trans. Ind. Electron., Vol. 49, No. 4, pp. 724–738, Aug, 2002.
14. Diorge A. B. Zambra, "Comparison of neutral-point-clamped, symmetrical and hybrid asymmetrical multilevel inverters", IEEE Trans. Ind. Elec., Vol. 57, No. 7, 2010.
15. Jose Rodriguez, Steffen Bernet, Binwu, Jorge, O., Pontt and Samir Kouro, "multilevel voltage source converter topologies for industrial medium-voltage drives", IEEE Trans. Ind. Elec., Vol. 54, No. 6, 2007.
16. Yuan, X. and Barbi, I., "Fundamentals of a new diode clamping multilevel inverter", IEEE Trans. Power Electr., Vol. 15, No. 4, pp. 711–718, July, 2002.
17. Ali Khajehoddin, S., Alireza Bakhshai, Praveen K. Jain, "A simple voltage balancing scheme for m-level diode-clamped multilevel converters based on a generalized current flow model", IEEE Trans, Power Electronics, Vol. 23, No. 5, 2008.
18. Marchesoni, M. and Tenca., "Diode-clamped multilevel converters: A practicable way to balance DC-link voltages", IEEE Tran. Ind. Elec., Vol. 49, No. 4, Aug., pp. 752–765, 2002.
19. Nabae, A., Takahashi, I. and Akagi, H., "A new neutral-point clamped PWM inverter", IEEE Trans. Ind. Appl., vol. IA-17, pp. 518–523, Sept./Oct., 1981.
20. Huibin Zhang, Stephen Jon Finney, Ahmed Massoud and Barry Wayne Williams "An SVM algorithm to balance the capacitor voltages of the three-level npc active power filter" IEEE Trans. Power Elec., Vol. 23, No. 6, 2008.
21. Baker R. H and Bannister L. H., "Electric power converter," U.S. Patent 3867 643, 975.
22. Rashid, M. H., Power Electronics Handbook, Academic Press, London
23. Nashiren F. Mailah, Senan M. Bashi, Ishak Aris, Norman Mariun, "neutral-point-clamped multilevel inverter using space vector modulation", European Journal of Scientific Research, 2009.
24. Natchpong Hatti, Kazunori Hasegawa and Hirofumi Akagi, "A 6.6-kV transformerless motor drive using a five-level diode-clamped PWM inverter for energy savings of pumps and blowers" IEEE Trans. on Power Elect., Vol. 24, No. 3, March, 2009.
25. Salvador Cembalos, Josep Pou, Jordi Zaragoza, Jose L. Martin, Eider Robles, Igor Gabiola and Pedro Ibanez, "Efficient modulation technique for a four-leg fault-tolerant neutral-point-clamped inverter", IEEE Trans. on Ind. Elect., Vol. 55, No.3, Page:1067-1073, 2008.
26. Xiaoming Yuan and Ivo Barbi, "Fundamentals of a new diode clamping multilevel Inverter", IEEE Trans. on Power Elect., Vol. 15, No. 4, July, 2000.
27. Jing Zhao, "A Novel PWM control method for hybrid-clamped multilevel inverters", IEEE Trans. Ind. Elec., Vol. 57, No. 7, 2010.
28. Mohan M. Renge and Hiralal M. Suryawanshi, "Five-level diode clamped inverter to eliminate common mode voltage and reduce in medium voltage rating induction motor drives", IEEE Trans. on Power Elect., Vol. 23, No. 4, July, 2006.
29. Anshuman Shukla, Arindam Ghosh and Avinash Joshi, "Improved multilevel hysteresis current regulation and capacitor voltage balancing schemes for flying capacitor multilevel inverter", IEEE Transactions on Power Electronics, Vol. 23, No. 2, March 2008.
30. Antonopoulos, A., Angquist, L. and Nee, H.P. "On dynamics and voltage control of the modular multilevel converter," in Proceedings of the 13th European Conference on Power Electronics and Applications, pp. 1–10, 2009.
31. Armando Bellini and Stefano bifaretti, "Modulation techniques for three-phase four-leg inverters", in proc. Power Systems, pp. 398-403, 2006.
32. Jing Huang and Keith A. Corzine, "Extended operation of flying capacitor multilevel inverters", IEEE Trans on Power Electronics, Vol. 21, No. 1, Jan 2006.
33. Keith A. Corzine and Xiaomin Kou, "Capacitor voltage balancing in full binary combination schema flying capacitor multilevel inverters", IEEE Power Elect. Letters, Vol. 1, No. 1, March, 2003.
34. Anshuman Shukla, Arindam Ghosh and Avinash Joshi, "Static shunt and series compensations of an smib system using flying capacitor multilevel inverter", Transactions on Power Delivery, Vol. 20, No. 4, October 2005.
35. Won-Kyo Lee, Tae-Jin Kim, Dae-Wook Kang and Dong-Seok Hyun, "A carrier-rotation strategy for voltage balancing of flying capacitors in flying capacitor multi-level inverter", IEEE conf., 2003.
36. Xiaomin Kou, Keith A. Corzine and Yakov L. Familiant, "A unique fault-tolerant design for flying capacitor multilevel inverter", IEEE Trans. on Power Elect., Vol. 19, No. 4, July, 2004.
37. Zhang, L., and Watkins, S.J., "Capacitor voltage balancing in multilevel flying capacitor inverters by rule-based switching pattern selection", The Institution of Engineering and Technology, 2006.
38. Zhang, L., Watkins, S. J. and Duan Qi Chang, "Control of multilevel flying capacitor inverters for high performance", IEEE conf., 2006.
39. Chunmei Feng, Jun Liang and Vassilios G. Agelidis, "Modified phase-shifted PWM control for flying capacitor multilevel converters", IEEE Transactions on Power Electronics, Vol. 22, No. 1, Jan 2007.
40. Abdul rahman beig, Narayanan, G. and Ranganathan, V. T., "Modified SVPWM algorithm for three level VSI with synchronized and symmetrical waveforms", IEEE Trans, Ind. Elec, Vol. 54, No. 1, 2007.
41. Alan J. Watson, Patrick W. Wheeler and Jon C. Clare, "A complete harmonic elimination approach to dc link voltage balancing for a cascaded multilevel rectifier", IEEE Trans Ind. Elec, Vol. 54, No. 6, pp. 2946-2953, 2007.
42. Barcenas, E., Ramirez, S., Cardenas, V. and Echavarria, R., "Cascade multilevel inverter with only one DC source", in Proc. IEEE-CIEP, pp. 171–176, 2002.
43. Bhagwat. P.M. and Stefanovic, V.R, "Generalized structure of a multilevel PWM inverter," IEEE Trans, Ind. App, Vol. 19, No. 6, pp. 1057-1069, 1983.
44. Bowes, S. R., "New sinusoidal pulse width-modulated inverter," in Proc. IEE, Vol. 122, No. 11, Nov. 1975.
45. Carpita M. and Teconi S., "A novel multilevel structure for voltage source inverter," in Proc. EPE, pp. 90-94, 1991.
46. Carrara, G., Gardella, S., Marchesoni, M., Salutarì, R. and Sciuotto, G., "A new multilevel PWM method: A theoretical analysis", in Proc. IEEE-PESC, pp. 363-371, June 1990.
47. Chih Chiang Hua "A digital predictive current control with improved sampled inductor current for cascaded inverters", IEEE Trans. Ind. Elec., Vol. 56, No. 5, 2009.
48. Corzine K.A., "Control of cascaded multilevel inverters", IEEE Trans. Power Elec, Vol.19, No.3, pp.732-738, 2004.
49. Mohamed S. A. Dahidah, and Vassilios G. Agelidis, "Selective harmonic elimination PWM control for cascaded multilevel voltage source converters: a generalized formula", IEEE Trans. on Power Elect., Vol. 23, No. 4, pp: 1620-1629, 2008.
50. Peng, F. Z., McKeever, J. W. and Adams, D. J., "Cascade multilevel inverters for utility applications", in Proc. IEEE-IECON, pp. 437–442, 1996.
51. Mariethoz, S., "Resolution and efficiency improvements for three-phase cascade multilevel inverters", IEEE Power Elect. Conf., 2005.
52. Corzine, K., Sudhoff, S. and Whitcomb, C., "Performance characteristics of a cascaded two-level converter", IEEE Trans on Energy Conversion, Vol. 14, No. 3, 1999, pp. 433–439.
53. Tahri, A. Draou and Ermis, M., "A comparative study of PWM control techniques for multilevel cascaded inverter", IEEE conf., 2007.
54. Du Z., Tolbert L.M., "A cascaded multilevel inverter using a single dc power source", in Proc. IEEE APEC, pp.426-430, 2009.
55. Rodriguez, J., Pontt, J., Silva, E., Espinoza, J. and Perez, M., "Topologies for regenerative cascaded multilevel inverters", in Proc. IEEE-PESC, pp. 519–524, 2003.
56. Hagiwara, M. and Akagi, H., "PWM control and experiment of modular multilevel converters", in the Conference Record of the IEEE Power Electronics Specialists Conf., PESC, pp. 154–161, 2008.
57. Hua, C.C. and Chuang, "A Novel DC voltage charge balance control for cascaded inverters", IET Power Elec., 2008.
58. Youhei Hinge and HIRAKATA Koizumi, "A single-phase multilevel inverter using switched series/parallel DC voltage sources", IEEE Trans. on Ind. Elect., Vol. 57, No. 8, August, 2010.
59. Young-Min Parky, "Design of a cascaded H-bridge multilevel inverter based on power electronics building blocks and control for high performance", Journal of Power Electronics, Vol. 10, No. 3, May, 2010.
60. Zhang, Z and Fahmi, N. R., "Modeling and analysis of a cascade 11-level inverters-based SVG with control strategies for electric arc furnace (EAF) application", in Proc. IEE

- Generati. Transm. and Distribu., Vol. 150, No. 2, pp. 217–223, March, 2003.
61. Zhong Du., Tolbert, M., Burak Ozpineci and John Chiasson, N., “Fundamental frequency switching strategies of a seven-level hybrid cascaded H-bridge multilevel inverter”, IEEE Trans. on Power Elect, Vol. 24, No. 1, January, 2009.
 62. Tolbert, L. M., Peng, F. Z., Cunyningham, T. and Chiasson, N., “Charge balance control schemes for cascade multilevel converter in hybrid electric vehicles”, IEEE Trans. Ind. Appl., Vol. 49, No. 5, pp. 1058–1064, Oct., 2002.
 63. Rohner, S., Bernet, S., Hiller, M. and Sommer, R., “Pulse width modulation scheme for the modular multilevel converter”, in the Conf. Record of the 13th European Conf. on Power Elect. and Appl., pp. 1–10, 2009.
 64. Sahali, Y., Fellah, M. K., “Comparison between optimal minimization of total harmonic distortion and harmonic elimination with voltage control candidates for multilevel inverters”, J. Electrical Systems ,pp. 32-46, 2006.
 65. Sirisukprasert, S., Lai, J. S. and Liu, T. H., “A novel cascaded multilevel converter drive system with minimum number of separated DC sources”, in Proc. IEEE-APEC, pp. 1346–1350, 2001.
 66. Soto, D., Pefia, R., Reyes, L. A. and Vasquez, M., “Novel cascaded multilevel converter with a single non-isolated DC link,” in Proc. IEEE-PESC, pp. 1627–1632, 2003.
 67. Stemmler, H. and Guggenbach, P., “Configurations of high-power voltage source inverter drives”, pp. 7–14, Vol. 5, 1993.
 68. Sung Geun Song, “Cascaded multilevel inverter employing three-phase transformers and single DC Input”, IEEE Trans. on Ind. Elect., Vol. 56, No. 6, June, 2009.
 69. Pitel, I.J., Talukdar, S. N. and Wood, P., “Characterization of programmed-waveform pulse width modulation”, IEEE Trans. Ind. Appl., Vol. IA-16, No. 5, ,pp. 707-715, Sept./Oct., 1980.
 70. Qian, C. and Crow, M. L., “A cascaded converter-based STATCOM with energy storage”, in Proc. IEEE-PES, pp. 544–549, 2002.
 71. Patricio Cortes, “Model predictive control of multilevel cascaded H-bridge inverters”, IEEE Trans. on Ind. Elect., Vol. 57, No. 8, Aug., 2010.
 72. Peng, F. Z. and Lai, J. S., “Multilevel cascade voltage-source inverter with separate DC sources”, U.S. Patent 5 642 275, June 24, 1997.
 73. Cassiano Rech and Jose Renes Pinheiro “Hybrid multilevel converters: unified analysis and design considerations”, IEEE Trans. Ind. Elect., Vol. 54, No. 2, 2007.
 74. Domingo Ruiz-Caballero, “Symmetrical hybrid multilevel DC–AC converters with reduced number of insulated dc supplies”, IEEE Trans. Ind. Elec, Vol. 57, No. 7, 2010.
 75. Farid Khouc, “Hybrid cascaded H-bridge multilevel-inverter induction-motor-drive direct torque control for automotive applications”, IEEE Trans. Ind. Elec., Vol. 57, No. 3, 2010.
 76. Haiwen Liu, “Hybrid cascaded multilevel inverter with PWM control method”, IEEE Power Elec. Conf., 2008.
 77. Lai, Y. S. and Shyu, F. S., “Topology for hybrid multilevel inverter”, IEE Proc. Elect. Power Appl., Vol. 149, No. 6, Nov., 2002.
 78. Lin, B. R., Chien, Y. P. and Lu, H. H., “Multilevel inverter with series connection of bridge cells”, in Proc. IEEE-PEDS, pp. 859-864,1999.
 79. Manjrekar, M., “Hybrid multilevel power conversion system: A competitive solution for high-power applications”, IEEE Trans. Ind. Appl., Vol. 36, No. 3, pp.834-841, 2000.
 80. Marchesoni, M., “High performance current control techniques for applications to multilevel high power voltage source inverters”, IEEE Power Elect. Specialists Conf., pp. 672–682, Vol.2, 1998.
 81. Miguel Lopez, G., Luis Moran, T., Jose Espinoza, C. and Jose Espinoza, C., “Performance analysis of a hybrid asymmetric multilevel inverter for high voltage active power filter applications”, IEEE Conf., 2003.
 82. Wilkinson, R. H., Mouton, H. D. T. and Meynard, T.A., “Natural balance of multicell converters”, in Proc. IEEE-PESC, pp. 1307–1312, 2003.
 83. Madhav D. Manjrekar and Thomas A. Lipo, “A hybrid multilevel inverter topology for drive applications”, IEEE Conf., 1998.
 84. Ayob.S.M. “A new hybrid multilevel inverter topology with harmonics profile improvement”, IEEE PEDS, 2005.
 85. Glinka, M. and Marquardt, R., “A new AC/AC multilevel converter family”, IEEE Trans. on Ind. Electronics, Vol. 52, No. 3, pp. 662–669, 2005.
 86. Glinka, M. and Marquardt, R., “A new AC/AC-multilevel converter family applied to a single-phase converter”, in Proceedings of the fifth International Conference on Power Electronics and Drive Systems, PEDS , pp. 16–23, Vol.1. 2003.
 87. Jianye Rao, “Sensor-less drive of induction motor based on a new hybrid cascaded multilevel inverter”, IEEE conf., 2009.
 88. Jianye Rao and Yongdog, “High-performance control strategies and applications of a new hybrid cascaded multilevel inverter”, IEEE International conf, 2008.
 89. Kawabata, T., Kawabata, Y. and Nishiyama, K., “New configuration of high-power inverter drives”, Vol. 2, pp. 850 – 855, 1996.
 90. Ki-Seon Kim, “A new hybrid random PWM scheme”, IEEE Trans. Power Elec., Vol. 24, No. 1, 2009.
 91. Lai, J. S. and Peng, F., “Multilevel converters–A new breed of power converters”, IEEE Trans. Ind. Appl., Vol. 32, pp. 509–517, 1996.
 92. Lee, C. K., Hui, S. Y. R. and Chung, H. S., “A 31-level cascade inverter for power applications”, IEEE Tran. Ind. Elec., Vol. 49, No. 3, pp 613–617, 2002.
 93. Peng, F.Z., “A generalized multilevel inverter topology with self voltage balancing”, IEEE Trans. Ind. Appl., Vol. 37, pp. 611–618, March/April, 2001.
 94. Ebrahim Babaei, “A cascade multilevel converter topology with reduced number of switches”, IEEE Trans. Power Elect., Vol. 23, No. 6, 2008.
 95. Corzine, K. and Familant, Y., “A new cascaded multilevel H-bridge drive”, IEEE Tran. Power Electronics, Vol. 17, No. 1, pp. 125–131 Jan. 2002.
 96. Choi N. S., Cho J. G. and Cho G.H., “A general circuit topology of multilevel inverter,” in Proc. IEEE-PESC, pp. 96–103,1991.
 97. Fracchia, M., Ghiara, T., Marchesoni, M. and Mazzucchelli, M., “Optimized modulation techniques for the generalized N-level converter,” in the Conference Record of the 23rd Annual IEEE Power Electronics Specialists Conference. PESC 1992, Vol. 2, pp. 1205–1213.
 98. Gerri Waltrich and Ivo Barbi, “Three-phase cascaded multilevel inverter using power cells with two inverter legs in series”, IEEE Trans. Ind. Elec., Vol. 57, No. 8, 2010.
 99. Kang, D.W., Lee, Y.H., Suh, B.S., Choi, C.H. and Hyun, D.S., “An improved carrier wave-based SVPWM method using phase voltage redundancies for generalized cascaded multilevel inverter topology”, IEEE Applied Power Elect. Conf. and Exposition, Vol. 1, pp. 542– 548, 2000.
 100. Mohamad N. Abdul Kadir, “Novel control strategy for three-stage 18-level hybrid multilevel”, International multi conference on signals and system devices, 2006.